Features

- PCI-hosted logic prototyping system with 1-2 Xilinx Virtex-5 FPGA’s in FF1760 package (slowest to fastest):
  - XC5VLX110-1,2,-3
  - XC5VLX220-1,2
  - XC5VLX330-1,2
- 100% FPGA resources available for user application
- Nearly 4M ASIC gates (LSI measure) with 2 LX330’s
- FPGA to FPGA interconnect is single-ended or LVDS
  - 400Mhz DDR LVDS (800Mb/s)
  - chip-to-chip, or 225 MHz single-ended
  - Reference designs for integrated I/O pad ISERDES/OSERDES
- 10x pin multiplexing per LVDS pair
  - Greatly simplified logic partitioning
  - Source synchronous clocking for LVDS
- Main Bus (MB) – 40 signals
  - Single-ended
  - Connects to both FPGAs and Config FPGA
- Synplify Certify™ models for partitioning assistance

Description

Overview

The DN9200k10PCI is a complete logic emulation system that enables ASIC or IP designers a vehicle to prototype logic and memory designs for a fraction of the cost of existing solutions. The DN9200k10PCI is hosted on a 32/64-bit, 33/66MHz PCI bus, or can be used stand-alone and configured via USB or Compact FLASH. A single DN9200k10PCI configured with 2 Xilinx Virtex-5, XC5VLX330’s can emulate up to 4 million gates of logic as measured by LSI (or at least how LSI used to measure ASIC gates when they manufactured ASIC’s). This number does not include the embedded memories and multipliers resident in each FPGA, all of which are 100% available to user application. The DN9200k10PCI achieves high gate density and allows for fast target clock frequencies by utilizing FPGA’s from Xilinx's Virtex-5 FPGA family for logic and memory. All FPGA resources are available for the target application. Any subset of FPGA’s can be stuffed.

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Speed Grades (Slowest to Fastest)</th>
<th>Slices or LE’s</th>
<th>FF’s</th>
<th>Gate Estimate</th>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Max (100% util)</td>
<td>Total (100% util)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(1000s)</td>
<td>(1000s)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Max I/O’s</td>
<td>FF’s in I/O pad</td>
</tr>
<tr>
<td>LX330</td>
<td>-1,2</td>
<td>51,840</td>
<td>207,360</td>
<td>3,320</td>
<td>1,990</td>
</tr>
<tr>
<td>LX220</td>
<td>-1,2</td>
<td>34,560</td>
<td>138,240</td>
<td>2,210</td>
<td>1,330</td>
</tr>
<tr>
<td>LX110</td>
<td>-1-2,-3</td>
<td>17,290</td>
<td>69,120</td>
<td>1,110</td>
<td>670</td>
</tr>
</tbody>
</table>
Block Diagram
**Virtex-5 FPGA’s from Xilinx**

The DN9002k10 uses high I/O-count, 1760-pin, flip-chip BGA packages. Abundant fixed interconnects (either differential or single-ended) are provided between the FPGA’s. All pins of all banks of both FPGA are utilized. FPGA to FPGA busses are routed and tested LVDS, run at 400MHz+ but can be used single-ended at a reduced speed. Example designs utilizing the integrated ISERDES/OSERDES with DDR for pin multiplexing are included. A 40-pin main bus (MB) is connected to both FPGA’s including the Spartan configuration FPGA, allowing for data movement via USB.

**Daughter Cards**

Three 400-pin FCI MEG-Array connectors allow for customization with daughter cards. Signals to/from these cards are routed differentially and can run at the limit of the FPGA: 450MHz. Clocks, resets, and presence detection, along with abundant power are included in each connector. Two of these connectors are on the bottom of the PWB and are fully populated with signals using any possible stuffing option (LX110, LX220, or LX330). The third is on the top and requires FPGA B be stuffed with an LX330.

**Memory**

Two DDR2 SODIMM sockets are stuffed – one for each FPGA. The sockets are tested to 250MHz with a DDR2 SODIMM. Standard, off-the-shelf DDR2 memory DIMM’s (PC2-3200/PC2-4200) work nicely and we can provide these for a small charge. We have developed alternative SODIMM’s that can be stuffed into these positions. Consult the factory for more details, but the list includes FLASH, SSRAM, QDR SSRAM, mictors, RLDRAM, DDR1, and others.

**Easy Configuration Via Compact FLASH or USB**

The configuration bit files for the FPGA's are copied onto a Compact FLASH card (provided) and an on-board Cypress microprocessor controls the FPGA configuration process. FPGA configuration can also be controlled via the USB interface. Visibility into the configuration process is enhanced with an RS232 port. Sanity checks are performed automatically on the configuration bit files, streamlining the configuration process. FPGA configuration occurs at the fastest possible SelectMap frequency - 48MHz. Multiple LED’s provide instant status and operational feedback.

**Other Cool Stuff**

Many FPGA-controlled LED’s provide for visual status. Although no laboratory testing was performed, statistical animal models are showing this to be enough illumination to completely cure Seasonal Affective Disorder (SAD) in a Yak. Three Mictor connectors enable observation via logic analyzers from Tektronix and HP.
The Group

DN9200K10PCI Xilinx Virtex-5 Based ASIC Prototyping Engine with Dual FPGAs

1010 Pearl Street, Suite #6
La Jolla, CA 92037-5165
Phone: 858.454.3419
Fax: 858.454.1728
E-Mail: sales@dinigroup.com
Web: http://www.dinigroup.com

For technical applications and sales support, call 858.454.3419

The DINI Group reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.